ETISS 0.11.2
ExtendableTranslatingInstructionSetSimulator(version0.11.2)
Loading...
Searching...
No Matches
RV32IMACFD.h
Go to the documentation of this file.
1
7#ifndef ETISS_RV32IMACFDArch_RV32IMACFD_H_
8#define ETISS_RV32IMACFDArch_RV32IMACFD_H_
9#include <stdio.h>
10#include "etiss/jit/CPU.h"
11
12#ifdef __cplusplus
13extern "C"
14{
15#endif
16#pragma pack(push, 1)
68
69#pragma pack(pop) // undo changes
70 // convenient use of X instead of struct X in generated C code
71 typedef struct RV32IMACFD RV32IMACFD;
72#ifdef __cplusplus
73} // extern "C"
74#endif
75#endif
uint64_t etiss_uint64
Definition types.h:58
uint32_t etiss_uint32
Definition types.h:55
uint8_t etiss_uint8
Definition types.h:49
basic cpu state structure needed for execution of any cpu architecture.
Definition CPU.h:51
Generated on Mon, 10 Nov 2025 11:27:12 +0000.
Definition RV32IMACFD.h:18
etiss_uint32 MIP
Definition RV32IMACFD.h:62
etiss_uint32 MSTATUS
Definition RV32IMACFD.h:60
etiss_uint32 RES_ADDR
Definition RV32IMACFD.h:66
etiss_uint32 S11
Definition RV32IMACFD.h:48
etiss_uint32 A5
Definition RV32IMACFD.h:36
etiss_uint32 S4
Definition RV32IMACFD.h:41
etiss_uint32 * X[32]
Definition RV32IMACFD.h:53
etiss_uint32 A7
Definition RV32IMACFD.h:38
etiss_uint32 T1
Definition RV32IMACFD.h:27
etiss_uint32 T4
Definition RV32IMACFD.h:50
etiss_uint32 S0
Definition RV32IMACFD.h:29
etiss_uint64 F[32]
Definition RV32IMACFD.h:65
etiss_uint32 * CSR[4096]
Definition RV32IMACFD.h:63
etiss_uint32 SP
Definition RV32IMACFD.h:23
etiss_uint32 S1
Definition RV32IMACFD.h:30
etiss_uint32 A3
Definition RV32IMACFD.h:34
etiss_uint32 ins_CSR[4096]
Definition RV32IMACFD.h:64
etiss_uint32 A2
Definition RV32IMACFD.h:33
etiss_uint32 T5
Definition RV32IMACFD.h:51
etiss_uint32 S5
Definition RV32IMACFD.h:42
etiss_uint32 ZERO
Definition RV32IMACFD.h:21
etiss_uint32 S8
Definition RV32IMACFD.h:45
etiss_uint32 TP
Definition RV32IMACFD.h:25
etiss_uint32 A1
Definition RV32IMACFD.h:32
ETISS_CPU cpu
Definition RV32IMACFD.h:19
etiss_uint32 ins_X[32]
Definition RV32IMACFD.h:54
etiss_uint8 PRIV
Definition RV32IMACFD.h:57
etiss_uint32 A4
Definition RV32IMACFD.h:35
etiss_uint32 MIE
Definition RV32IMACFD.h:61
etiss_uint32 T3
Definition RV32IMACFD.h:49
etiss_uint32 S10
Definition RV32IMACFD.h:47
etiss_uint32 S7
Definition RV32IMACFD.h:44
etiss_uint32 FCSR
Definition RV32IMACFD.h:59
etiss_uint32 T6
Definition RV32IMACFD.h:52
etiss_uint32 S3
Definition RV32IMACFD.h:40
etiss_uint32 S6
Definition RV32IMACFD.h:43
etiss_uint32 DPC
Definition RV32IMACFD.h:58
etiss_uint32 S9
Definition RV32IMACFD.h:46
etiss_uint32 T0
Definition RV32IMACFD.h:26
etiss_uint32 RA
Definition RV32IMACFD.h:22
etiss_uint8 RES[8]
Definition RV32IMACFD.h:56
etiss_uint32 GP
Definition RV32IMACFD.h:24
etiss_uint32 T2
Definition RV32IMACFD.h:28
etiss_uint32 A0
Definition RV32IMACFD.h:31
etiss_uint32 A6
Definition RV32IMACFD.h:37
etiss_uint32 FENCE[8]
Definition RV32IMACFD.h:55
etiss_uint32 S2
Definition RV32IMACFD.h:39