ETISS 0.11.2
ExtendableTranslatingInstructionSetSimulator(version0.11.2)
Loading...
Searching...
No Matches
RV32IMACFD_RV32FCInstr.cpp
Go to the documentation of this file.
1// clang-format off
9#include "RV32IMACFDArch.h"
10#include "RV32IMACFDFuncs.h"
11
12using namespace etiss;
13using namespace etiss::instr;
14
15// CFLW ------------------------------------------------------------------------
16static InstructionDefinition cflw_rd_uimm_rs1 (
17 ISA16_RV32IMACFD,
18 "cflw",
19 (uint16_t) 0x6000,
20 (uint16_t) 0xe003,
21 [] (BitArray & ba,etiss::CodeSet & cs,InstructionContext & ic)
22 {
23
24// -----------------------------------------------------------------------------
25
26// -----------------------------------------------------------------------------
27
28// -----------------------------------------------------------------------------
29// NOLINTBEGIN(clang-diagnostic-unused-but-set-variable)
30etiss_uint8 rd = 0;
31static BitArrayRange R_rd_0(4, 2);
32rd += R_rd_0.read(ba) << 0;
33etiss_uint8 uimm = 0;
34static BitArrayRange R_uimm_6(5, 5);
35uimm += R_uimm_6.read(ba) << 6;
36static BitArrayRange R_uimm_2(6, 6);
37uimm += R_uimm_2.read(ba) << 2;
38etiss_uint8 rs1 = 0;
39static BitArrayRange R_rs1_0(9, 7);
40rs1 += R_rs1_0.read(ba) << 0;
41static BitArrayRange R_uimm_3(12, 10);
42uimm += R_uimm_3.read(ba) << 3;
43
44// NOLINTEND(clang-diagnostic-unused-but-set-variable)
45// -----------------------------------------------------------------------------
46
47 {
48 CodePart & cp = cs.append(CodePart::INITIALREQUIRED);
49
50 cp.code() = std::string("//CFLW\n");
51
52// -----------------------------------------------------------------------------
53cp.code() += "etiss_coverage_count(1, 114);\n";
54{ // block
55cp.code() += "etiss_coverage_count(1, 1169);\n";
56cp.code() += "{ // block\n";
57cp.code() += "cpu->nextPc = " + std::to_string(ic.current_address_ + 2) + "ULL;\n";
58cp.code() += "etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";
59cp.code() += "} // block\n";
60} // block
61{ // block
62cp.code() += "etiss_coverage_count(1, 4951);\n";
63cp.code() += "{ // block\n";
64cp.code() += "etiss_uint32 offs = *((RV32IMACFD*)cpu)->X[" + std::to_string(rs1 + 8ULL) + "ULL] + " + std::to_string(uimm) + "ULL;\n";
65cp.code() += "etiss_coverage_count(7, 4916, 4915, 4913, 4912, 4910, 4911, 4914);\n";
66cp.code() += "etiss_uint32 mem_val_0;\n";
67cp.code() += "cpu->exception |= (*(system->dread))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";
68cp.code() += "if (cpu->exception) { // conditional\n";
69{ // procedure
70cp.code() += "{ // procedure\n";
71cp.code() += "RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";
72cp.code() += "goto instr_exit_" + std::to_string(ic.current_address_) + ";\n";
73cp.code() += "} // procedure\n";
74} // procedure
75cp.code() += "} // conditional\n";
76cp.code() += "etiss_uint32 res = (etiss_uint32)(mem_val_0);\n";
77cp.code() += "etiss_coverage_count(4, 4923, 4922, 4920, 4919);\n";
78{ // block
79cp.code() += "etiss_coverage_count(1, 4950);\n";
80cp.code() += "{ // block\n";
81cp.code() += "((RV32IMACFD*)cpu)->F[" + std::to_string(rd + 8ULL) + "ULL] = -4294967296LL | res;\n";
82cp.code() += "etiss_coverage_count(7, 4949, 4939, 4938, 4936, 4937, 4948, 4947);\n";
83cp.code() += "} // block\n";
84} // block
85cp.code() += "} // block\n";
86} // block
87cp.code() += "instr_exit_" + std::to_string(ic.current_address_) + ":\n";
88cp.code() += "cpu->instructionPointer = cpu->nextPc;\n";
89// -----------------------------------------------------------------------------
90 cp.getAffectedRegisters().add("instructionPointer", 32);
91 }
92 {
93 CodePart & cp = cs.append(CodePart::APPENDEDRETURNINGREQUIRED);
94
95 cp.code() = std::string("//CFLW\n");
96
97// -----------------------------------------------------------------------------
98cp.code() += "if (cpu->return_pending || cpu->exception) return cpu->exception;\n";
99// -----------------------------------------------------------------------------
100 }
101
102 return true;
103 },
104 0,
105 [] (BitArray & ba, Instruction & instr)
106 {
107// -----------------------------------------------------------------------------
108etiss_uint8 rd = 0;
109static BitArrayRange R_rd_0(4, 2);
110rd += R_rd_0.read(ba) << 0;
111etiss_uint8 uimm = 0;
112static BitArrayRange R_uimm_6(5, 5);
113uimm += R_uimm_6.read(ba) << 6;
114static BitArrayRange R_uimm_2(6, 6);
115uimm += R_uimm_2.read(ba) << 2;
116etiss_uint8 rs1 = 0;
117static BitArrayRange R_rs1_0(9, 7);
118rs1 += R_rs1_0.read(ba) << 0;
119static BitArrayRange R_uimm_3(12, 10);
120uimm += R_uimm_3.read(ba) << 3;
121
122// -----------------------------------------------------------------------------
123
124 std::stringstream ss;
125// -----------------------------------------------------------------------------
126ss << "cflw" << " # " << ba << (" [rd=" + std::to_string(rd) + " | uimm=" + std::to_string(uimm) + " | rs1=" + std::to_string(rs1) + "]");
127// -----------------------------------------------------------------------------
128 return ss.str();
129 }
130);
131
132// CFSW ------------------------------------------------------------------------
133static InstructionDefinition cfsw_rs2_uimm_rs1 (
134 ISA16_RV32IMACFD,
135 "cfsw",
136 (uint16_t) 0xe000,
137 (uint16_t) 0xe003,
138 [] (BitArray & ba,etiss::CodeSet & cs,InstructionContext & ic)
139 {
140
141// -----------------------------------------------------------------------------
142
143// -----------------------------------------------------------------------------
144
145// -----------------------------------------------------------------------------
146// NOLINTBEGIN(clang-diagnostic-unused-but-set-variable)
147etiss_uint8 rs2 = 0;
148static BitArrayRange R_rs2_0(4, 2);
149rs2 += R_rs2_0.read(ba) << 0;
150etiss_uint8 uimm = 0;
151static BitArrayRange R_uimm_6(5, 5);
152uimm += R_uimm_6.read(ba) << 6;
153static BitArrayRange R_uimm_2(6, 6);
154uimm += R_uimm_2.read(ba) << 2;
155etiss_uint8 rs1 = 0;
156static BitArrayRange R_rs1_0(9, 7);
157rs1 += R_rs1_0.read(ba) << 0;
158static BitArrayRange R_uimm_3(12, 10);
159uimm += R_uimm_3.read(ba) << 3;
160
161// NOLINTEND(clang-diagnostic-unused-but-set-variable)
162// -----------------------------------------------------------------------------
163
164 {
165 CodePart & cp = cs.append(CodePart::INITIALREQUIRED);
166
167 cp.code() = std::string("//CFSW\n");
168
169// -----------------------------------------------------------------------------
170cp.code() += "etiss_coverage_count(1, 115);\n";
171{ // block
172cp.code() += "etiss_coverage_count(1, 1169);\n";
173cp.code() += "{ // block\n";
174cp.code() += "cpu->nextPc = " + std::to_string(ic.current_address_ + 2) + "ULL;\n";
175cp.code() += "etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";
176cp.code() += "} // block\n";
177} // block
178{ // block
179cp.code() += "etiss_coverage_count(1, 4972);\n";
180cp.code() += "{ // block\n";
181cp.code() += "etiss_uint32 offs = *((RV32IMACFD*)cpu)->X[" + std::to_string(rs1 + 8ULL) + "ULL] + " + std::to_string(uimm) + "ULL;\n";
182cp.code() += "etiss_coverage_count(7, 4960, 4959, 4957, 4956, 4954, 4955, 4958);\n";
183cp.code() += "etiss_uint32 mem_val_0;\n";
184cp.code() += "mem_val_0 = (etiss_uint32)(((RV32IMACFD*)cpu)->F[" + std::to_string(rs2 + 8ULL) + "ULL]);\n";
185cp.code() += "etiss_coverage_count(8, 4971, 4963, 4962, 4970, 4968, 4967, 4965, 4966);\n";
186cp.code() += "cpu->exception |= (*(system->dwrite))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";
187cp.code() += "if (cpu->exception) { // conditional\n";
188{ // procedure
189cp.code() += "{ // procedure\n";
190cp.code() += "RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";
191cp.code() += "goto instr_exit_" + std::to_string(ic.current_address_) + ";\n";
192cp.code() += "} // procedure\n";
193} // procedure
194cp.code() += "} // conditional\n";
195cp.code() += "} // block\n";
196} // block
197cp.code() += "instr_exit_" + std::to_string(ic.current_address_) + ":\n";
198cp.code() += "cpu->instructionPointer = cpu->nextPc;\n";
199// -----------------------------------------------------------------------------
200 cp.getAffectedRegisters().add("instructionPointer", 32);
201 }
202 {
203 CodePart & cp = cs.append(CodePart::APPENDEDRETURNINGREQUIRED);
204
205 cp.code() = std::string("//CFSW\n");
206
207// -----------------------------------------------------------------------------
208cp.code() += "if (cpu->return_pending || cpu->exception) return cpu->exception;\n";
209// -----------------------------------------------------------------------------
210 }
211
212 return true;
213 },
214 0,
215 [] (BitArray & ba, Instruction & instr)
216 {
217// -----------------------------------------------------------------------------
218etiss_uint8 rs2 = 0;
219static BitArrayRange R_rs2_0(4, 2);
220rs2 += R_rs2_0.read(ba) << 0;
221etiss_uint8 uimm = 0;
222static BitArrayRange R_uimm_6(5, 5);
223uimm += R_uimm_6.read(ba) << 6;
224static BitArrayRange R_uimm_2(6, 6);
225uimm += R_uimm_2.read(ba) << 2;
226etiss_uint8 rs1 = 0;
227static BitArrayRange R_rs1_0(9, 7);
228rs1 += R_rs1_0.read(ba) << 0;
229static BitArrayRange R_uimm_3(12, 10);
230uimm += R_uimm_3.read(ba) << 3;
231
232// -----------------------------------------------------------------------------
233
234 std::stringstream ss;
235// -----------------------------------------------------------------------------
236ss << "cfsw" << " # " << ba << (" [rs2=" + std::to_string(rs2) + " | uimm=" + std::to_string(uimm) + " | rs1=" + std::to_string(rs1) + "]");
237// -----------------------------------------------------------------------------
238 return ss.str();
239 }
240);
241
242// CFLWSP ----------------------------------------------------------------------
243static InstructionDefinition cflwsp_uimm_rd (
244 ISA16_RV32IMACFD,
245 "cflwsp",
246 (uint16_t) 0x6002,
247 (uint16_t) 0xe003,
248 [] (BitArray & ba,etiss::CodeSet & cs,InstructionContext & ic)
249 {
250
251// -----------------------------------------------------------------------------
252
253// -----------------------------------------------------------------------------
254
255// -----------------------------------------------------------------------------
256// NOLINTBEGIN(clang-diagnostic-unused-but-set-variable)
257etiss_uint8 uimm = 0;
258static BitArrayRange R_uimm_6(3, 2);
259uimm += R_uimm_6.read(ba) << 6;
260static BitArrayRange R_uimm_2(6, 4);
261uimm += R_uimm_2.read(ba) << 2;
262etiss_uint8 rd = 0;
263static BitArrayRange R_rd_0(11, 7);
264rd += R_rd_0.read(ba) << 0;
265static BitArrayRange R_uimm_5(12, 12);
266uimm += R_uimm_5.read(ba) << 5;
267
268// NOLINTEND(clang-diagnostic-unused-but-set-variable)
269// -----------------------------------------------------------------------------
270
271 {
272 CodePart & cp = cs.append(CodePart::INITIALREQUIRED);
273
274 cp.code() = std::string("//CFLWSP\n");
275
276// -----------------------------------------------------------------------------
277cp.code() += "etiss_coverage_count(1, 116);\n";
278{ // block
279cp.code() += "etiss_coverage_count(1, 1169);\n";
280cp.code() += "{ // block\n";
281cp.code() += "cpu->nextPc = " + std::to_string(ic.current_address_ + 2) + "ULL;\n";
282cp.code() += "etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";
283cp.code() += "} // block\n";
284} // block
285{ // block
286cp.code() += "etiss_coverage_count(1, 5010);\n";
287cp.code() += "{ // block\n";
288cp.code() += "etiss_uint32 offs = *((RV32IMACFD*)cpu)->X[2ULL] + " + std::to_string(uimm) + "ULL;\n";
289cp.code() += "etiss_coverage_count(5, 4979, 4978, 4976, 4975, 4977);\n";
290cp.code() += "etiss_uint32 mem_val_0;\n";
291cp.code() += "cpu->exception |= (*(system->dread))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";
292cp.code() += "if (cpu->exception) { // conditional\n";
293{ // procedure
294cp.code() += "{ // procedure\n";
295cp.code() += "RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";
296cp.code() += "goto instr_exit_" + std::to_string(ic.current_address_) + ";\n";
297cp.code() += "} // procedure\n";
298} // procedure
299cp.code() += "} // conditional\n";
300cp.code() += "etiss_uint32 res = (etiss_uint32)(mem_val_0);\n";
301cp.code() += "etiss_coverage_count(4, 4986, 4985, 4983, 4982);\n";
302{ // block
303cp.code() += "etiss_coverage_count(1, 5009);\n";
304cp.code() += "{ // block\n";
305cp.code() += "((RV32IMACFD*)cpu)->F[" + std::to_string(rd) + "ULL] = -4294967296LL | res;\n";
306cp.code() += "etiss_coverage_count(5, 5008, 4998, 4997, 5007, 5006);\n";
307cp.code() += "} // block\n";
308} // block
309cp.code() += "} // block\n";
310} // block
311cp.code() += "instr_exit_" + std::to_string(ic.current_address_) + ":\n";
312cp.code() += "cpu->instructionPointer = cpu->nextPc;\n";
313// -----------------------------------------------------------------------------
314 cp.getAffectedRegisters().add("instructionPointer", 32);
315 }
316 {
317 CodePart & cp = cs.append(CodePart::APPENDEDRETURNINGREQUIRED);
318
319 cp.code() = std::string("//CFLWSP\n");
320
321// -----------------------------------------------------------------------------
322cp.code() += "if (cpu->return_pending || cpu->exception) return cpu->exception;\n";
323// -----------------------------------------------------------------------------
324 }
325
326 return true;
327 },
328 0,
329 [] (BitArray & ba, Instruction & instr)
330 {
331// -----------------------------------------------------------------------------
332etiss_uint8 uimm = 0;
333static BitArrayRange R_uimm_6(3, 2);
334uimm += R_uimm_6.read(ba) << 6;
335static BitArrayRange R_uimm_2(6, 4);
336uimm += R_uimm_2.read(ba) << 2;
337etiss_uint8 rd = 0;
338static BitArrayRange R_rd_0(11, 7);
339rd += R_rd_0.read(ba) << 0;
340static BitArrayRange R_uimm_5(12, 12);
341uimm += R_uimm_5.read(ba) << 5;
342
343// -----------------------------------------------------------------------------
344
345 std::stringstream ss;
346// -----------------------------------------------------------------------------
347ss << "cflwsp" << " # " << ba << (" [uimm=" + std::to_string(uimm) + " | rd=" + std::to_string(rd) + "]");
348// -----------------------------------------------------------------------------
349 return ss.str();
350 }
351);
352
353// CFSWSP ----------------------------------------------------------------------
354static InstructionDefinition cfswsp_rs2_uimm (
355 ISA16_RV32IMACFD,
356 "cfswsp",
357 (uint16_t) 0xe002,
358 (uint16_t) 0xe003,
359 [] (BitArray & ba,etiss::CodeSet & cs,InstructionContext & ic)
360 {
361
362// -----------------------------------------------------------------------------
363
364// -----------------------------------------------------------------------------
365
366// -----------------------------------------------------------------------------
367// NOLINTBEGIN(clang-diagnostic-unused-but-set-variable)
368etiss_uint8 rs2 = 0;
369static BitArrayRange R_rs2_0(6, 2);
370rs2 += R_rs2_0.read(ba) << 0;
371etiss_uint8 uimm = 0;
372static BitArrayRange R_uimm_6(8, 7);
373uimm += R_uimm_6.read(ba) << 6;
374static BitArrayRange R_uimm_2(12, 9);
375uimm += R_uimm_2.read(ba) << 2;
376
377// NOLINTEND(clang-diagnostic-unused-but-set-variable)
378// -----------------------------------------------------------------------------
379
380 {
381 CodePart & cp = cs.append(CodePart::INITIALREQUIRED);
382
383 cp.code() = std::string("//CFSWSP\n");
384
385// -----------------------------------------------------------------------------
386cp.code() += "etiss_coverage_count(1, 117);\n";
387{ // block
388cp.code() += "etiss_coverage_count(1, 1169);\n";
389cp.code() += "{ // block\n";
390cp.code() += "cpu->nextPc = " + std::to_string(ic.current_address_ + 2) + "ULL;\n";
391cp.code() += "etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";
392cp.code() += "} // block\n";
393} // block
394{ // block
395cp.code() += "etiss_coverage_count(1, 5027);\n";
396cp.code() += "{ // block\n";
397cp.code() += "etiss_uint32 offs = *((RV32IMACFD*)cpu)->X[2ULL] + " + std::to_string(uimm) + "ULL;\n";
398cp.code() += "etiss_coverage_count(5, 5017, 5016, 5014, 5013, 5015);\n";
399cp.code() += "etiss_uint32 mem_val_0;\n";
400cp.code() += "mem_val_0 = (etiss_uint32)(((RV32IMACFD*)cpu)->F[" + std::to_string(rs2) + "ULL]);\n";
401cp.code() += "etiss_coverage_count(6, 5026, 5020, 5019, 5025, 5023, 5022);\n";
402cp.code() += "cpu->exception |= (*(system->dwrite))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";
403cp.code() += "if (cpu->exception) { // conditional\n";
404{ // procedure
405cp.code() += "{ // procedure\n";
406cp.code() += "RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";
407cp.code() += "goto instr_exit_" + std::to_string(ic.current_address_) + ";\n";
408cp.code() += "} // procedure\n";
409} // procedure
410cp.code() += "} // conditional\n";
411cp.code() += "} // block\n";
412} // block
413cp.code() += "instr_exit_" + std::to_string(ic.current_address_) + ":\n";
414cp.code() += "cpu->instructionPointer = cpu->nextPc;\n";
415// -----------------------------------------------------------------------------
416 cp.getAffectedRegisters().add("instructionPointer", 32);
417 }
418 {
419 CodePart & cp = cs.append(CodePart::APPENDEDRETURNINGREQUIRED);
420
421 cp.code() = std::string("//CFSWSP\n");
422
423// -----------------------------------------------------------------------------
424cp.code() += "if (cpu->return_pending || cpu->exception) return cpu->exception;\n";
425// -----------------------------------------------------------------------------
426 }
427
428 return true;
429 },
430 0,
431 [] (BitArray & ba, Instruction & instr)
432 {
433// -----------------------------------------------------------------------------
434etiss_uint8 rs2 = 0;
435static BitArrayRange R_rs2_0(6, 2);
436rs2 += R_rs2_0.read(ba) << 0;
437etiss_uint8 uimm = 0;
438static BitArrayRange R_uimm_6(8, 7);
439uimm += R_uimm_6.read(ba) << 6;
440static BitArrayRange R_uimm_2(12, 9);
441uimm += R_uimm_2.read(ba) << 2;
442
443// -----------------------------------------------------------------------------
444
445 std::stringstream ss;
446// -----------------------------------------------------------------------------
447ss << "cfswsp" << " # " << ba << (" [rs2=" + std::to_string(rs2) + " | uimm=" + std::to_string(uimm) + "]");
448// -----------------------------------------------------------------------------
449 return ss.str();
450 }
451);
452// clang-format on
ISA16_RV32IMACFD
etiss::instr::InstructionGroup ISA16_RV32IMACFD("ISA16_RV32IMACFD", 16)
cfswsp_rs2_uimm
static InstructionDefinition cfswsp_rs2_uimm(ISA16_RV32IMACFD, "cfswsp",(uint16_t) 0xe002,(uint16_t) 0xe003, [](BitArray &ba, etiss::CodeSet &cs, InstructionContext &ic) { etiss_uint8 rs2=0;static BitArrayRange R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)<< 0;etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(8, 7);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(12, 9);uimm+=R_uimm_2.read(ba)<< 2;{ CodePart &cp=cs.append(CodePart::INITIALREQUIRED);cp.code()=std::string("//CFSWSP\n");cp.code()+="etiss_coverage_count(1, 117);\n";{ cp.code()+="etiss_coverage_count(1, 1169);\n";cp.code()+="{ // block\n";cp.code()+="cpu->nextPc = "+std::to_string(ic.current_address_+2)+"ULL;\n";cp.code()+="etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";cp.code()+="} // block\n";} { cp.code()+="etiss_coverage_count(1, 5027);\n";cp.code()+="{ // block\n";cp.code()+="etiss_uint32 offs = *((RV32IMACFD*)cpu)->X[2ULL] + "+std::to_string(uimm)+"ULL;\n";cp.code()+="etiss_coverage_count(5, 5017, 5016, 5014, 5013, 5015);\n";cp.code()+="etiss_uint32 mem_val_0;\n";cp.code()+="mem_val_0 = (etiss_uint32)(((RV32IMACFD*)cpu)->F["+std::to_string(rs2)+"ULL]);\n";cp.code()+="etiss_coverage_count(6, 5026, 5020, 5019, 5025, 5023, 5022);\n";cp.code()+="cpu->exception |= (*(system->dwrite))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";cp.code()+="if (cpu->exception) { // conditional\n";{ cp.code()+="{ // procedure\n";cp.code()+="RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";cp.code()+="goto instr_exit_"+std::to_string(ic.current_address_)+";\n";cp.code()+="} // procedure\n";} cp.code()+="} // conditional\n";cp.code()+="} // block\n";} cp.code()+="instr_exit_"+std::to_string(ic.current_address_)+":\n";cp.code()+="cpu->instructionPointer = cpu->nextPc;\n";cp.getAffectedRegisters().add("instructionPointer", 32);} { CodePart &cp=cs.append(CodePart::APPENDEDRETURNINGREQUIRED);cp.code()=std::string("//CFSWSP\n");cp.code()+="if (cpu->return_pending || cpu->exception) return cpu->exception;\n";} return true;}, 0, [](BitArray &ba, Instruction &instr) { etiss_uint8 rs2=0;static BitArrayRange R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)<< 0;etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(8, 7);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(12, 9);uimm+=R_uimm_2.read(ba)<< 2;std::stringstream ss;ss<< "cfswsp"<< " # "<< ba<<(" [rs2="+std::to_string(rs2)+" | uimm="+std::to_string(uimm)+"]");return ss.str();})
cfsw_rs2_uimm_rs1
static InstructionDefinition cfsw_rs2_uimm_rs1(ISA16_RV32IMACFD, "cfsw",(uint16_t) 0xe000,(uint16_t) 0xe003, [](BitArray &ba, etiss::CodeSet &cs, InstructionContext &ic) { etiss_uint8 rs2=0;static BitArrayRange R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)<< 0;etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)<< 2;etiss_uint8 rs1=0;static BitArrayRange R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)<< 0;static BitArrayRange R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)<< 3;{ CodePart &cp=cs.append(CodePart::INITIALREQUIRED);cp.code()=std::string("//CFSW\n");cp.code()+="etiss_coverage_count(1, 115);\n";{ cp.code()+="etiss_coverage_count(1, 1169);\n";cp.code()+="{ // block\n";cp.code()+="cpu->nextPc = "+std::to_string(ic.current_address_+2)+"ULL;\n";cp.code()+="etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";cp.code()+="} // block\n";} { cp.code()+="etiss_coverage_count(1, 4972);\n";cp.code()+="{ // block\n";cp.code()+="etiss_uint32 offs = *((RV32IMACFD*)cpu)->X["+std::to_string(rs1+8ULL)+"ULL] + "+std::to_string(uimm)+"ULL;\n";cp.code()+="etiss_coverage_count(7, 4960, 4959, 4957, 4956, 4954, 4955, 4958);\n";cp.code()+="etiss_uint32 mem_val_0;\n";cp.code()+="mem_val_0 = (etiss_uint32)(((RV32IMACFD*)cpu)->F["+std::to_string(rs2+8ULL)+"ULL]);\n";cp.code()+="etiss_coverage_count(8, 4971, 4963, 4962, 4970, 4968, 4967, 4965, 4966);\n";cp.code()+="cpu->exception |= (*(system->dwrite))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";cp.code()+="if (cpu->exception) { // conditional\n";{ cp.code()+="{ // procedure\n";cp.code()+="RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";cp.code()+="goto instr_exit_"+std::to_string(ic.current_address_)+";\n";cp.code()+="} // procedure\n";} cp.code()+="} // conditional\n";cp.code()+="} // block\n";} cp.code()+="instr_exit_"+std::to_string(ic.current_address_)+":\n";cp.code()+="cpu->instructionPointer = cpu->nextPc;\n";cp.getAffectedRegisters().add("instructionPointer", 32);} { CodePart &cp=cs.append(CodePart::APPENDEDRETURNINGREQUIRED);cp.code()=std::string("//CFSW\n");cp.code()+="if (cpu->return_pending || cpu->exception) return cpu->exception;\n";} return true;}, 0, [](BitArray &ba, Instruction &instr) { etiss_uint8 rs2=0;static BitArrayRange R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)<< 0;etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)<< 2;etiss_uint8 rs1=0;static BitArrayRange R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)<< 0;static BitArrayRange R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)<< 3;std::stringstream ss;ss<< "cfsw"<< " # "<< ba<<(" [rs2="+std::to_string(rs2)+" | uimm="+std::to_string(uimm)+" | rs1="+std::to_string(rs1)+"]");return ss.str();})
cflw_rd_uimm_rs1
static InstructionDefinition cflw_rd_uimm_rs1(ISA16_RV32IMACFD, "cflw",(uint16_t) 0x6000,(uint16_t) 0xe003, [](BitArray &ba, etiss::CodeSet &cs, InstructionContext &ic) { etiss_uint8 rd=0;static BitArrayRange R_rd_0(4, 2);rd+=R_rd_0.read(ba)<< 0;etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)<< 2;etiss_uint8 rs1=0;static BitArrayRange R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)<< 0;static BitArrayRange R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)<< 3;{ CodePart &cp=cs.append(CodePart::INITIALREQUIRED);cp.code()=std::string("//CFLW\n");cp.code()+="etiss_coverage_count(1, 114);\n";{ cp.code()+="etiss_coverage_count(1, 1169);\n";cp.code()+="{ // block\n";cp.code()+="cpu->nextPc = "+std::to_string(ic.current_address_+2)+"ULL;\n";cp.code()+="etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";cp.code()+="} // block\n";} { cp.code()+="etiss_coverage_count(1, 4951);\n";cp.code()+="{ // block\n";cp.code()+="etiss_uint32 offs = *((RV32IMACFD*)cpu)->X["+std::to_string(rs1+8ULL)+"ULL] + "+std::to_string(uimm)+"ULL;\n";cp.code()+="etiss_coverage_count(7, 4916, 4915, 4913, 4912, 4910, 4911, 4914);\n";cp.code()+="etiss_uint32 mem_val_0;\n";cp.code()+="cpu->exception |= (*(system->dread))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";cp.code()+="if (cpu->exception) { // conditional\n";{ cp.code()+="{ // procedure\n";cp.code()+="RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";cp.code()+="goto instr_exit_"+std::to_string(ic.current_address_)+";\n";cp.code()+="} // procedure\n";} cp.code()+="} // conditional\n";cp.code()+="etiss_uint32 res = (etiss_uint32)(mem_val_0);\n";cp.code()+="etiss_coverage_count(4, 4923, 4922, 4920, 4919);\n";{ cp.code()+="etiss_coverage_count(1, 4950);\n";cp.code()+="{ // block\n";cp.code()+="((RV32IMACFD*)cpu)->F["+std::to_string(rd+8ULL)+"ULL] = -4294967296LL | res;\n";cp.code()+="etiss_coverage_count(7, 4949, 4939, 4938, 4936, 4937, 4948, 4947);\n";cp.code()+="} // block\n";} cp.code()+="} // block\n";} cp.code()+="instr_exit_"+std::to_string(ic.current_address_)+":\n";cp.code()+="cpu->instructionPointer = cpu->nextPc;\n";cp.getAffectedRegisters().add("instructionPointer", 32);} { CodePart &cp=cs.append(CodePart::APPENDEDRETURNINGREQUIRED);cp.code()=std::string("//CFLW\n");cp.code()+="if (cpu->return_pending || cpu->exception) return cpu->exception;\n";} return true;}, 0, [](BitArray &ba, Instruction &instr) { etiss_uint8 rd=0;static BitArrayRange R_rd_0(4, 2);rd+=R_rd_0.read(ba)<< 0;etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)<< 2;etiss_uint8 rs1=0;static BitArrayRange R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)<< 0;static BitArrayRange R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)<< 3;std::stringstream ss;ss<< "cflw"<< " # "<< ba<<(" [rd="+std::to_string(rd)+" | uimm="+std::to_string(uimm)+" | rs1="+std::to_string(rs1)+"]");return ss.str();})
cflwsp_uimm_rd
static InstructionDefinition cflwsp_uimm_rd(ISA16_RV32IMACFD, "cflwsp",(uint16_t) 0x6002,(uint16_t) 0xe003, [](BitArray &ba, etiss::CodeSet &cs, InstructionContext &ic) { etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(3, 2);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(6, 4);uimm+=R_uimm_2.read(ba)<< 2;etiss_uint8 rd=0;static BitArrayRange R_rd_0(11, 7);rd+=R_rd_0.read(ba)<< 0;static BitArrayRange R_uimm_5(12, 12);uimm+=R_uimm_5.read(ba)<< 5;{ CodePart &cp=cs.append(CodePart::INITIALREQUIRED);cp.code()=std::string("//CFLWSP\n");cp.code()+="etiss_coverage_count(1, 116);\n";{ cp.code()+="etiss_coverage_count(1, 1169);\n";cp.code()+="{ // block\n";cp.code()+="cpu->nextPc = "+std::to_string(ic.current_address_+2)+"ULL;\n";cp.code()+="etiss_coverage_count(5, 1168, 1164, 1167, 1165, 1166);\n";cp.code()+="} // block\n";} { cp.code()+="etiss_coverage_count(1, 5010);\n";cp.code()+="{ // block\n";cp.code()+="etiss_uint32 offs = *((RV32IMACFD*)cpu)->X[2ULL] + "+std::to_string(uimm)+"ULL;\n";cp.code()+="etiss_coverage_count(5, 4979, 4978, 4976, 4975, 4977);\n";cp.code()+="etiss_uint32 mem_val_0;\n";cp.code()+="cpu->exception |= (*(system->dread))(system->handle, cpu, offs, (etiss_uint8*)&mem_val_0, 4);\n";cp.code()+="if (cpu->exception) { // conditional\n";{ cp.code()+="{ // procedure\n";cp.code()+="RV32IMACFD_translate_exc_code(cpu, system, plugin_pointers, cpu->exception);\n";cp.code()+="goto instr_exit_"+std::to_string(ic.current_address_)+";\n";cp.code()+="} // procedure\n";} cp.code()+="} // conditional\n";cp.code()+="etiss_uint32 res = (etiss_uint32)(mem_val_0);\n";cp.code()+="etiss_coverage_count(4, 4986, 4985, 4983, 4982);\n";{ cp.code()+="etiss_coverage_count(1, 5009);\n";cp.code()+="{ // block\n";cp.code()+="((RV32IMACFD*)cpu)->F["+std::to_string(rd)+"ULL] = -4294967296LL | res;\n";cp.code()+="etiss_coverage_count(5, 5008, 4998, 4997, 5007, 5006);\n";cp.code()+="} // block\n";} cp.code()+="} // block\n";} cp.code()+="instr_exit_"+std::to_string(ic.current_address_)+":\n";cp.code()+="cpu->instructionPointer = cpu->nextPc;\n";cp.getAffectedRegisters().add("instructionPointer", 32);} { CodePart &cp=cs.append(CodePart::APPENDEDRETURNINGREQUIRED);cp.code()=std::string("//CFLWSP\n");cp.code()+="if (cpu->return_pending || cpu->exception) return cpu->exception;\n";} return true;}, 0, [](BitArray &ba, Instruction &instr) { etiss_uint8 uimm=0;static BitArrayRange R_uimm_6(3, 2);uimm+=R_uimm_6.read(ba)<< 6;static BitArrayRange R_uimm_2(6, 4);uimm+=R_uimm_2.read(ba)<< 2;etiss_uint8 rd=0;static BitArrayRange R_rd_0(11, 7);rd+=R_rd_0.read(ba)<< 0;static BitArrayRange R_uimm_5(12, 12);uimm+=R_uimm_5.read(ba)<< 5;std::stringstream ss;ss<< "cflwsp"<< " # "<< ba<<(" [uimm="+std::to_string(uimm)+" | rd="+std::to_string(rd)+"]");return ss.str();})
etiss_uint8
uint8_t etiss_uint8
Definition types.h:49
etiss::CodePart
Contains a small code snipped.
Definition CodePart.h:348
etiss::CodePart::APPENDEDRETURNINGREQUIRED
@ APPENDEDRETURNINGREQUIRED
Definition CodePart.h:364
etiss::CodePart::code
std::string & code()
Definition CodePart.h:378
etiss::CodePart::getAffectedRegisters
RegisterSet & getAffectedRegisters()
Definition CodePart.h:376
etiss::CodeSet
A set of CodeParts.
Definition CodePart.h:399
etiss::CodeSet::append
void append(const CodePart &part, CodePart::TYPE type)
Definition CodePart.h:412
etiss::RegisterSet::add
void add(const RegisterPart &rp)
add a registerPart to the set or just its relevant bits if a register with the same name is already p...
Definition CodePart.h:184
etiss::instr::BitArrayRange
Reading through it will only return bits within the range.
Definition Instruction.h:162
etiss::instr::BitArrayRange::read
I read(const BitArray &ba)
reads bits from the range to the return value starting at the lsb.
Definition Instruction.cpp:171
etiss::instr::BitArray
stores a bit vector
Definition Instruction.h:114
etiss::instr::InstructionContext
this class contains parameters that persist in between instruction lookpus/translation within a trans...
Definition Instruction.h:290
etiss::instr::InstructionContext::current_address_
uint64_t current_address_
start address of current instruction
Definition Instruction.h:319
etiss::instr::Instruction
holds information and translation callbacks for an instruction.
Definition Instruction.h:346
etiss
forwards: include/jit/*
Definition Benchmark.h:17
Generated on Sat Nov 15 2025 19:30:09 for ETISS 0.11.2 by doxygen 1.9.8